

Memory protection on AVR32

LSE Summer Week 2014

Pierre Surply

EPITA 2016

Jul 19, 2014

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- 32-bit RISC microprocessor
- Modified Harvard
- Up to 15 general-purpose 32-bit registers
- Instruction length : 16 bits
- Big-endian
- Fast interrupts and multiple interrupt priority levels
- Privileged and unprivileged modes

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- Application Processors
- 221 DMIPS @ 150 MHz
- SIMD/DSP Instructions
- Instruction and Data caches
- Memory Management Unit
- Java hardware acceleration




Figure: NGW100

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- Flash Microcontrollers
- 91 DMIPS @ 66 MHz
- DSP Instructions
- Instruction and Data prefetch
- Memory Protection Unit
- Embedded Flash/RAM

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion



Figure: EVK1100




Figure: Memory Map (0x00000000 - 0xFFFFFFFF)




Figure: Memory Map (0xC0000000 - 0xDFFFFFFF)




Figure: Synchronous DRAM 32MB - 4M x 16 x 4 banks




Figure: EBI Conceptual schematics




Figure: Generic SDRAM device




Figure: SDRAM Connection

Memory protection on AVR32

Pierre Surply

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: EBI Connections to Memory Devices

Memory protection on AVR32

Pierre Surply

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Overview of the AVR32UC CPU

- Allows the user to divide the memory space into different protection regions.
- Each region is divided into 16 subregions, each of these subregions can have one of two possible sets of access permissions.

AVR32 Architecture Document

This is a simpler alternative to a full MMU, while at the same time allowing memory protection.

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- ITLB Protection Violation
- DTLB Protection Violation
- ITLB Miss Violation
- DTLB Miss Violation
- TLB Multiple Hit Violation




Figure: MPU Registers

```
__asm__ volatile ("mfsr %0, %1"  
                  : "=r" (res)  
                  : "i" (addr));
```

```
__asm__ volatile ("mtsr %0, %1"  
                  :  
                  : "i" (addr),  
                  "r" (value));
```




Figure: Basic MPU configuration




Figure: Application MPU configuration I




Figure: Application MPU configuration II

Memory protection on AVR32

Pierre Surply

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Application address space




Figure: Builtin MPU Configuration

- Not an alternative to a full MMU
 - Limited number of regions
 - Fixed size regions
- FreeRTOS-MPU
 - `vTaskAllocateMPURegions()`
 - `portSWITCH_TO_USER_MODE()`
 - `xTaskCreate() -> xTaskCreateRestricted()`

Memory
protection on
AVR32

Pierre Surply

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- Git: git.psurply.com/atucos
- IRC: [Ptishell@irc.rezosup.org](irc://irc.rezosup.org)
- Mail: surply@lse.epita.fr
- Twitter: [@Ptishell](https://twitter.com/Ptishell)